팔로우
Mounir Meghelli
Mounir Meghelli
IBM T.J. Watson Research Center
us.ibm.com의 이메일 확인됨
제목
인용
인용
연도
A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology
JF Bulzacchelli, M Meghelli, SV Rylov, W Rhee, AV Rylyakov, HA Ainspan, ...
IEEE Journal of Solid-State Circuits 41 (12), 2885-2900, 2006
3072006
A 0.18/spl mu/m BiCMOS technology featuring 120/100 GHz (f/sub T//f/sub max/) HBT and ASIC-compatible CMOS using copper interconnect
A Joseph, D Coolbaugh, M Zierak, R Wuthrich, P Geiss, Z He, X Liu, ...
Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat …, 2001
1782001
SiGe heterojunction bipolar transistors and circuits toward terahertz communication applications
JS Rieh, B Jagannathan, DR Greenberg, M Meghelli, A Rylyakov, ...
IEEE transactions on Microwave Theory and Techniques 52 (10), 2390-2408, 2004
1192004
SiGe HBT technology with f/sub max//f/sub T/= 350/300 GHz and gate delay below 3.3 ps
M Khater, JS Rieh, T Adam, A Chinthakindi, J Johnson, R Krishnasamy, ...
IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004 …, 2004
1182004
40-Gb/s circuits built from a 120-GHz f/sub T/SiGe technology
G Freeman, M Meghelli, Y Kwark, S Zier, A Rylyakov, MA Sorna, T Tanji, ...
IEEE Journal of Solid-State Circuits 37 (9), 1106-1114, 2002
1032002
A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS
B Analui, A Rylyakov, S Rylov, M Meghelli, A Hajimiri
IEEE Journal of Solid-State Circuits 40 (12), 2689-2699, 2005
822005
SiGe BiCMOS 3.3-V clock and data recovery circuits for 10-Gb/s serial transmission systems
M Meghelli, B Parker, H Ainspan, M Soyuer
IEEE Journal of Solid-State Circuits 35 (12), 1992-1995, 2000
792000
50-Gb/s SiGe BiCMOS 4: 1 multiplexer and 1: 4 demultiplexer for serial communication systems
M Meghelli, AV Rylyakov, L Shan
IEEE Journal of Solid-State Circuits 37 (12), 1790-1794, 2002
752002
A 10Gb/s 5-tap-DFE/4-tap-FFE transceiver in 90nm CMOS
M Meghelli, S Rylov, J Bulzacchelli, W Rhee, A Rylyakov, H Ainspan, ...
2006 IEEE International Solid State Circuits Conference-Digest of Technical …, 2006
742006
A 0.18-μm SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems
M Meghelli, AV Rylyakov, SJ Zier, M Sorna, D Friedman
IEEE Journal of Solid-State Circuits 38 (12), 2147-2154, 2003
722003
132-Gb/s 4: 1 multiplexer in 0.13-/spl mu/m SiGe-bipolar technology
M Meghelli
IEEE Journal of Solid-State Circuits 39 (12), 2403-2407, 2004
712004
A 25 Gb/s burst-mode receiver for low latency photonic switch networks
A Rylyakov, JE Proesel, S Rylov, BG Lee, JF Bulzacchelli, A Ardey, ...
IEEE Journal of Solid-State Circuits 50 (12), 3120-3132, 2015
652015
0.13/spl mu/m 210 GHz f/sub T/SiGe HBTs-expanding the horizons of SiGe BiCMOS
A Joseph, D Coolbaugh, D Harame, G Freeman, S Subbanna, M Doherty, ...
2002 IEEE International Solid-State Circuits Conference. Digest of Technical …, 2002
642002
Phase and amplitude pre-emphasis techniques for low-power serial links
JF Buckwalter, M Meghelli, DJ Friedman, A Hajimiri
IEEE Journal of solid-state circuits 41 (6), 1391-1399, 2006
632006
Packaging optoelectronic components and CMOS circuitry using silicon-on-insulator substrates for photonics applications
RA Budd, M Meghelli, JS Orcutt, JO Plouchart
US Patent 9,786,641, 2017
622017
A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology
GR Gangasani, CM Hsu, JF Bulzacchelli, S Rylov, T Beukema, D Freitas, ...
IEEE journal of solid-state circuits 47 (8), 1828-1841, 2012
622012
A 32 Gb/s, 4.7 pJ/bit optical link with− 11.7 dBm sensitivity in 14-nm FinFET CMOS
JE Proesel, Z Toprak-Deniz, A Cevrero, I Ozkaya, S Kim, DM Kuchta, ...
IEEE Journal of Solid-State Circuits 53 (4), 1214-1226, 2017
612017
An integrated silicon photonics technology for O-band datacom
NB Feilchenfeld, FG Anderson, T Barwicz, S Chilstedt, Y Ding, ...
2015 IEEE International Electron Devices Meeting (IEDM), 25.7. 1-25.7. 4, 2015
562015
A 64-Gb/s 1.4-pJ/b NRZ optical receiver data-path in 14-nm CMOS FinFET
I Ozkaya, A Cevrero, PA Francese, C Menolfi, T Morf, M Brändli, ...
IEEE Journal of Solid-State Circuits 52 (12), 3458-3473, 2017
552017
A 128-Gb/s 1.3-pJ/b PAM-4 transmitter with reconfigurable 3-tap FFE in 14-nm CMOS
Z Toprak-Deniz, JE Proesel, JF Bulzacchelli, HA Ainspan, TO Dickson, ...
IEEE Journal of Solid-State Circuits 55 (1), 19-26, 2019
462019
현재 시스템이 작동되지 않습니다. 나중에 다시 시도해 주세요.
학술자료 1–20