Follow
Heechul Yun
Title
Cited by
Cited by
Year
Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms
H Yun, G Yao, R Pellizzoni, M Caccamo, L Sha
2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium …, 2013
4132013
PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms
H Yun, R Mancuso, ZP Wu, R Pellizzoni
2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium …, 2014
3122014
Memory access control in multiprocessor for real-time systems with mixed criticality
H Yun, G Yao, R Pellizzoni, M Caccamo, L Sha
2012 24th Euromicro conference on real-time systems, 299-308, 2012
1992012
S3A: Secure system simplex architecture for enhanced security and robustness of cyber-physical systems
S Mohan, S Bak, E Betti, H Yun, L Sha, M Caccamo
Proceedings of the 2nd ACM international conference on High confidence …, 2013
147*2013
Taming non-blocking caches to improve isolation in multicore real-time systems
PK Valsan, H Yun, F Farshchi
2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS …, 2016
1422016
DeepPicar: A Low-cost Deep Neural Network-based Autonomous Car
MG Bechtel, E McEllhiney, M Kim, H Yun
Embedded and Real-Time Computing Systems and Applications (RTCSA), 2018
1312018
Flash memory management method and flash memory system
H Yun, Samsung Electronics Co., Ltd.
US Patent App. 11/362,720, 2006
1082006
Parallelism-aware memory interference delay analysis for COTS multicore systems
H Yun, R Pellizzon, PK Valsan
Euromicro Conference on Real-Time Systems (ECRTS), 184-195, 2015
1052015
Memory bandwidth management for efficient performance isolation in multi-core platforms
H Yun, G Yao, R Pellizzoni, M Caccamo, L Sha
IEEE Transactions on Computers 65 (2), 562-576, 2015
892015
WCET (m) estimation in multi-core systems using single core equivalence
R Mancuso, R Pellizzoni, M Caccamo, L Sha, H Yun
Euromicro Conference on Real-Time Systems (ECRTS), 174-183, 2015
882015
SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks.
J Fustos, F Farshchi, H Yun
Design Automation Conference (DAC), 61:1-61:6, 2019
832019
A framework for the safe interoperability of medical devices in the presence of network failures
C Kim, M Sun, S Mohan, H Yun, L Sha, TF Abdelzaher
Proceedings of the 1st ACM/IEEE International Conference on Cyber-Physical …, 2010
832010
Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention
MG Bechtel, H Yun
IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2019
682019
Global real-time memory-centric scheduling for multicore systems
G Yao, R Pellizzoni, S Bak, H Yun, M Caccamo
IEEE Transactions on Computers 65 (9), 2739-2751, 2015
682015
Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim
F Farshchi, Q Huang, H Yun
Workshop on Energy Efficient Machine Learning and Cognitive Computing for …, 2019
642019
Single core equivalent virtual machines for hard real—time computing on multicore processors
L Sha, M Caccamo, R Mancuso, JE Kim, MK Yoon, R Pellizzoni, H Yun, ...
632014
Schedulability analysis for memory bandwidth regulated multicore real-time systems
G Yao, H Yun, ZP Wu, R Pellizzoni, M Caccamo, L Sha
IEEE Transactions on Computers 65 (2), 601-614, 2015
452015
System-wide energy optimization for multiple DVS components and real-time tasks
H Yun, PL Wu, A Arya, C Kim, T Abdelzaher, L Sha
Real-Time Systems 47, 489-515, 2011
452011
On removing algorithmic priority inversion from mission-critical machine inference pipelines
S Liu, S Yao, X Fu, R Tabish, S Yu, A Bansal, H Yun, L Sha, T Abdelzaher
2020 IEEE Real-Time Systems Symposium (RTSS), 319-332, 2020
442020
MEDUSA: a predictable and high-performance DRAM controller for multicore based embedded systems
PK Valsan, H Yun
2015 IEEE 3rd international conference on cyber-physical systems, networks …, 2015
422015
The system can't perform the operation now. Try again later.
Articles 1–20