Bratin Saha
Bratin Saha
Verified email at
Cited by
Cited by
McRT-STM: a high performance software transactional memory system for a multi-core runtime
B Saha, AR Adl-Tabatabai, RL Hudson, CC Minh, B Hertzberg
Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice …, 2006
Compiler and runtime support for efficient software transactional memory
AR Adl-Tabatabai, BT Lewis, V Menon, BR Murphy, B Saha, T Shpeisman
ACM SIGPLAN Notices 41 (6), 26-37, 2006
Open nesting in software transactional memory
Y Ni, VS Menon, AR Adl-Tabatabai, AL Hosking, RL Hudson, JEB Moss, ...
Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of …, 2007
Architectural support for software transactional memory
B Saha, AR Adl-Tabatabai, Q Jacobson
2006 39th Annual IEEE/ACM International Symposium on Microarchitecture …, 2006
Enforcing isolation and ordering in STM
T Shpeisman, V Menon, AR Adl-Tabatabai, S Balensiefer, D Grossman, ...
Proceedings of the 28th ACM SIGPLAN Conference on Programming Language …, 2007
System and method for allocating and deallocating memory within transactional code
B Hertzberg, B Saha, AR Adi-Tabatabai
US Patent 7,636,829, 2009
Design and implementation of transactional constructs for C/C++
Y Ni, A Welc, AR Adl-Tabatabai, M Bach, S Berkowits, J Cownie, R Geva, ...
Proceedings of the 23rd ACM SIGPLAN conference on Object-oriented …, 2008
Code generation and optimization for transactional memory constructs in an unmanaged language
C Wang, WY Chen, Y Wu, B Saha, AR Adl-Tabatabai
International Symposium on Code Generation and Optimization (CGO'07), 34-48, 2007
Techniques for preventing voice replay attacks
KK Rishi, B Saha
US Patent 10,229,256, 2019
Mechanisms to accelerate transactions using buffered stores
AR Adl-Tabatabai, Y Ni, B Saha, V Bassin, G Sheaffer, D Callahan, J Gray
US Patent 8,316,194, 2012
Performing mode switching in an unbounded transactional memory (UTM) system
J Gray, M Taillefer, Y Levanoni, AR Adl-Tabatabai, D Detlefs, V Grover, ...
US Patent 8,095,824, 2012
Practical weak-atomicity semantics for Java STM
V Menon, S Balensiefer, T Shpeisman, AR Adl-Tabatabai, RL Hudson, ...
Proceedings of the twentieth annual symposium on Parallelism in algorithms …, 2008
Irrevocable transactions and their applications
A Welc, B Saha, AR Adl-Tabatabai
Proceedings of the twentieth annual symposium on Parallelism in algorithms …, 2008
Software assisted nested hardware transactions
L Petersen, B Saha, AR Adl-Tabatabai
US Patent 7,730,286, 2010
Unlocking concurrency: Multicore programming with transactional memory
AR Adl-Tabatabai, C Kozyrakis, B Saha
Queue 4 (10), 24-33, 2006
McRT-Malloc: A scalable transactional memory allocator
RL Hudson, B Saha, AR Adl-Tabatabai, BC Hertzberg
Proceedings of the 5th international symposium on Memory management, 74-83, 2006
Kicking the tires of software transactional memory: why the going gets tough
RM Yoo, Y Ni, A Welc, B Saha, AR Adl-Tabatabai, HHS Lee
Proceedings of the twentieth annual symposium on Parallelism in algorithms …, 2008
Programming model for a heterogeneous x86 platform
B Saha, X Zhou, H Chen, Y Gao, S Yan, M Rajagopalan, J Fang, P Zhang, ...
Proceedings of the 30th ACM SIGPLAN Conference on Programming Language …, 2009
Concurrent thread execution using user-level asynchronous signaling
B Saha, AR Adl-Tabatabai, QA Jacobson
US Patent 8,468,526, 2013
Hardware acceleration for a software transactional memory system
B Saha, AR Adl-Tabatabai, Q Jacobson
US Patent App. 11/349,787, 2007
The system can't perform the operation now. Try again later.
Articles 1–20