Marius Minea
제목
인용
인용
연도
State space reduction using partial order techniques
EM Clarke, O Grumberg, M Minea, D Peled
International Journal on Software Tools for Technology Transfer 2 (3), 279-287, 1999
2241999
Static partial order reduction
R Kurshan, V Levin, M Minea, D Peled, H Yenigün
International Conference on Tools and Algorithms for the Construction and …, 1998
1351998
The AVANTSSAR platform for the automated validation of trust and security of service-oriented architectures
A Armando, W Arsac, T Avanesov, M Barletta, A Calvi, A Cappai, ...
International Conference on Tools and Algorithms for the Construction and …, 2012
1252012
Computing quantitative characteristics of finite-state real-time systems
S Campos, E Clarke, W Marrero, M Minea, H Hiraishi
RTSS, 266-270, 1994
1141994
Assume-guarantee reasoning for hierarchical hybrid systems
TA Henzinger, M Minea, V Prabhu
International Workshop on Hybrid Systems: Computation and Control, 275-290, 2001
1062001
Verus: a tool for quantitative analysis of finite-state real-time systems
S Campos, E Clarke, W Marrero, M Minea
Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers …, 1995
851995
Partial order reduction for model checking of timed automata
M Minea
International Conference on Concurrency Theory, 431-446, 1999
731999
Verifying the performance of the PCI local bus using symbolic techniques
S Campos, E Clarke, W Marrero, M Minea
Proceedings of ICCD'95 International Conference on Computer Design. VLSI in …, 1995
731995
Relooper: refactoring for loop parallelism in Java
D Dig, M Tarce, C Radoi, M Minea, R Johnson
Proceedings of the 24th ACM SIGPLAN conference companion on Object oriented …, 2009
672009
Duplicate code detection using anti-unification
P Bulychev, M Minea
Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software …, 2008
612008
The Verus tool: A quantitative approach to the formal verification of real-time systems
S Campos, E Clarke, M Minea
International Conference on Computer Aided Verification, 452-455, 1997
481997
Synthesis of VHDL concurrent processes
P Eles, M Minea, K Kuchcinski, Z Peng
European Design Automation Conference: Proceedings of the conference on …, 1994
481994
An evaluation of duplicate code detection using anti-unification
P Bulychev, M Minea
Proc. 3rd International Workshop on Software Clones, 54-55, 2009
422009
Combining software and hardware verification techniques
RP Kurshan, V Levin, M Minea, D Peled, H Yenigün
Formal Methods in System Design 21 (3), 251-280, 2002
392002
Timing analysis of industrial real-time systems
S Campos, E Clarke, W Marrero, M Minea
Proceedings of 1995 IEEE Workshop on Industrial-Strength Formal …, 1995
391995
Compiling VHDL into a high-level synthesis design representation.
P Eles, K Kuchcinski, Z Peng, M Minea
EURO-DAC, 604-609, 1992
391992
Partial order reduction for verification of timed systems
M Minea
Carnegie Mellon University, 1999
341999
Specifying and verifying partial order properties using template MSCs
B Genest, M Minea, A Muscholl, D Peled
International Conference on Foundations of Software Science and Computation …, 2004
332004
Verifying hardware in its software context and vice-versa
RP Kurshan, V Levin, M Minea, DA Peled, H Yenigun
US Patent 6,209,120, 2001
312001
Equivalence checking using abstract BDDs
S Jha, Y Lu, M Minea, EM Clarke
Proceedings International Conference on Computer Design VLSI in Computers …, 1997
311997
현재 시스템이 작동되지 않습니다. 나중에 다시 시도해 주세요.
학술자료 1–20